{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:51:40Z","timestamp":1774903900877,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T00:00:00Z","timestamp":1762732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T00:00:00Z","timestamp":1762732800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,10]]},"DOI":"10.1109\/enc68268.2025.11311720","type":"proceedings-article","created":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T18:15:34Z","timestamp":1767377734000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Simulation of Flash Memory Architecture Using VHDL in Xilinx ISE"],"prefix":"10.1109","author":[{"given":"Ram\u00edrez-Cruz","family":"U. D.","sequence":"first","affiliation":[{"name":"Micro and Nanotechnology Research Center, Universidad Veracruzana,Veracruz,México"}]},{"given":"Zapata-Rodr\u00edguez","family":"U.G.","sequence":"additional","affiliation":[{"name":"Universidad Veracruzana,Faculty of Mechanical and Naval Sciences Engineering,México,Veracruz"}]},{"given":"Zapata-Rodr\u00edguez","family":"U.G.","sequence":"additional","affiliation":[{"name":"Universidad Veracruzana,Faculty of Mechanical and Naval Sciences Engineering,México,Veracruz"}]},{"given":"Mendoza-Barron","family":"G.","sequence":"additional","affiliation":[{"name":"Universidad Veracruzana,Faculty of Administration,México"}]},{"given":"Mabil-Espinosa","family":"P.","sequence":"additional","affiliation":[{"name":"Micro and Nanotechnology Research Center, Universidad Veracruzana,Veracruz,México"}]},{"given":"Caldelas-Gonz\u00e1lez","family":"E.I.","sequence":"additional","affiliation":[{"name":"Universidad Veracruzana,Faculty of Mechanical and Naval Sciences Engineering,México,Veracruz"}]},{"given":"Mart\u00ednez-Castillo","family":"J.","sequence":"additional","affiliation":[{"name":"Micro and Nanotechnology Research Center, Universidad Veracruzana,Veracruz,México"}]}],"member":"263","reference":[{"key":"ref1","article-title":"NONVOLATILE MEMORY TECHNOLOGIES WITH EMPHASIS ON FLASH A Comprehensive Guide to Understanding and Using NVM Devices","author":"Brewer","journal-title":"IEEE Press Series on Microelectronic Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276x-9-526"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/imw.2016.7495285"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2008.2007477"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/2649\/1\/012046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2003.1562295"}],"event":{"name":"2025 Mexican International Conference on Computer Science (ENC)","location":"Orizaba, Veracruz, Mexico","start":{"date-parts":[[2025,11,10]]},"end":{"date-parts":[[2025,11,14]]}},"container-title":["2025 Mexican International Conference on Computer Science (ENC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11311716\/11311718\/11311720.pdf?arnumber=11311720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:02:17Z","timestamp":1774900937000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11311720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/enc68268.2025.11311720","relation":{},"subject":[],"published":{"date-parts":[[2025,11,10]]}}}