{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:45:31Z","timestamp":1725615931352},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscir.2005.1541582","type":"proceedings-article","created":{"date-parts":[[2005,12,10]],"date-time":"2005-12-10T20:49:09Z","timestamp":1134247749000},"page":"153-156","source":"Crossref","is-referenced-by-count":6,"title":["Low leakage design of LUT-based FPGAs"],"prefix":"10.1109","author":[{"given":"A.","family":"Lodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Ciccarelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Loparco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Canegallo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Guerrieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"2","first-page":"208","article-title":"Combining low-leakage techniques for fpga routing design","author":"ciccarelli","year":"2005","journal-title":"Proc ISFPGA"},{"key":"1","article-title":"A pipelined configurable gate array for embedded processors","author":"lodi","year":"2003","journal-title":"Proc ISFPGA"},{"key":"7","article-title":"Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Proc ISLPED"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945402"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"4","article-title":"A dual vdd low power fpga architecture","author":"gayasen","year":"2004","journal-title":"Proc FPL"}],"event":{"name":"31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","location":"Grenoble, France"},"container-title":["Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10265\/32889\/01541582.pdf?arnumber=1541582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:24:25Z","timestamp":1489523065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1541582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscir.2005.1541582","relation":{},"subject":[]}}