{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:50:55Z","timestamp":1730220655322,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/esscir.2005.1541633","type":"proceedings-article","created":{"date-parts":[[2005,12,10]],"date-time":"2005-12-10T20:49:09Z","timestamp":1134247749000},"page":"355-358","source":"Crossref","is-referenced-by-count":3,"title":["A 10Mbit, 15GBytes\/sec bandwidth 1T DRAM chip with planar MOS storage capacitor in an unmodified 150nm logic process for high-density on-chip memory applications"],"prefix":"10.1109","author":[{"family":"Dinesh Somasekhar","sequence":"first","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shih-Lien Lu","sequence":"additional","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Bloechel","sequence":"additional","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Dermer","sequence":"additional","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Lai","sequence":"additional","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Borkar","sequence":"additional","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"De","sequence":"additional","affiliation":[{"name":"Microprocessor Res. Labs., Intel Labs., Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.102676"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.280706"},{"key":"1","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/ASIC.2000.880671","article-title":"1TSRAM, the ideal SOC memory","author":"leung","year":"2000","journal-title":"IEEE Int ASIC\/SOC Conf"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051316"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.5931"},{"key":"4","first-page":"1113","article-title":"A 60-ns 16 mbiit CMOS DRAM with a transposed data-line structure","volume":"23","author":"aoki","year":"1998","journal-title":"IEEE JSSC"}],"event":{"name":"Proceedings of ESSCIRC 2005. 31st European Solid-State Circuits Conference","start":{"date-parts":[[2005,9,12]]},"location":"Grenoble, France","end":{"date-parts":[[2005,9,16]]}},"container-title":["Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10265\/32889\/01541633.pdf?arnumber=1541633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T17:33:04Z","timestamp":1713807184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1541633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/esscir.2005.1541633","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}