{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:26:12Z","timestamp":1761611172936,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscir.2005.1541646","type":"proceedings-article","created":{"date-parts":[[2005,12,10]],"date-time":"2005-12-10T15:49:09Z","timestamp":1134229749000},"page":"407-410","source":"Crossref","is-referenced-by-count":19,"title":["Improving dpa security by using globally-asynchronous locally-synchronous systems"],"prefix":"10.1109","author":[{"given":"F.","family":"Gurkaynak","sequence":"first","affiliation":[]},{"given":"S.","family":"Oetiker","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kaeslin","sequence":"additional","affiliation":[]},{"given":"N.","family":"Felber","sequence":"additional","affiliation":[]},{"given":"W.","family":"Fichtner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"137","article-title":"Security evaluation of asynchronous circuits","author":"fournier","year":"2004","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"2","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286711"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"1"},{"key":"7","article-title":"Design flow for a 3-million transistor GALS test chip","author":"oetiker","year":"2003","journal-title":"Handouts of the Third Asynchronous Circuit Design Workshop ACiD 2003 Heraklion Greece"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems","year":"2001","author":"muttersbach","key":"6"},{"key":"5","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Lecture Notes in Computer Science"},{"key":"4","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems","volume":"1109","author":"kocher","year":"1996","journal-title":"Lecture Notes in Computer Science"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356679"},{"volume":"197","journal-title":"FIPS Publications","year":"2001","key":"8"}],"event":{"name":"31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","location":"Grenoble, France"},"container-title":["Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10265\/32889\/01541646.pdf?arnumber=1541646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T21:36:44Z","timestamp":1497649004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1541646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscir.2005.1541646","relation":{},"subject":[]}}