{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:51:01Z","timestamp":1730220661822,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscir.2005.1541670","type":"proceedings-article","created":{"date-parts":[[2005,12,10]],"date-time":"2005-12-10T20:49:09Z","timestamp":1134247749000},"page":"503-506","source":"Crossref","is-referenced-by-count":7,"title":["A 1 V, 26 &amp;#x03BC;W extended temperature range band-gap reference in 130-nm CMOS technology"],"prefix":"10.1109","author":[{"given":"A.","family":"Cabrini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"De Sandre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Gobbi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Malcovati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Pasotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Poles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Rigoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Torelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.772409"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/82.847072"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.991391"},{"key":"7","first-page":"391","article-title":"A method for reducing the effects of random mismatches in CMOS bandgap references","volume":"1","author":"ceekala","year":"2002","journal-title":"IEEE ISSCC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.641702"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.933463"},{"journal-title":"Analysis and Design of Analog Integrated Circuit","year":"1993","author":"gray","key":"8"}],"event":{"name":"31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","location":"Grenoble, France"},"container-title":["Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10265\/32889\/01541670.pdf?arnumber=1541670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T03:33:10Z","timestamp":1489548790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1541670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscir.2005.1541670","relation":{},"subject":[]}}