{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:38:01Z","timestamp":1744263481808},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscirc.2003.1257091","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"137-140","source":"Crossref","is-referenced-by-count":30,"title":["Linearization of monolithic LNAs using low-frequency low-impedance input termination"],"prefix":"10.1109","author":[{"given":"V.","family":"Aparin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.E.","family":"Larson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.1999.779807"},{"key":"2","first-page":"13","article-title":"Dual-bandvtri-mode receiver ic for n- arid w-cdma systems using 6\"-phemt technology","author":"mcnamara","year":"2001","journal-title":"IEEERF1C Symp Dig"},{"key":"10","article-title":"TP3 boost circuitry for highly linear cdma low noise amplifiers (lna)","author":"watanabe","year":"2000","journal-title":"Asia Pacific Microwave Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.810144"},{"key":"7","first-page":"452","article-title":"A 2ghz 16dbm jjp3 low noise amplifier in 0 25um cmos technology","author":"youn","year":"2003","journal-title":"IEEE ISSCC"},{"key":"6","first-page":"1423","article-title":"A modified cascade type low noise amplifier using dual common source transistors","author":"ock","year":"2002","journal-title":"IEEE MTT-S Dig"},{"key":"5","first-page":"3\/1","article-title":"derivative superposition-a linearisation technique for ultra broadband systems","author":"webster","year":"1996","journal-title":"IEE Colloquium Wideband Circuits Modelling and Techniques (Ref No 1996\/111)"},{"key":"4","first-page":"162","article-title":"A +18dbm IIP3 LNA in 0. 35um CMOS","author":"ding","year":"2001","journal-title":"IEEE ISSCC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.859519"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.1999.779549"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/RAWCON.1999.810985"}],"event":{"name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference","acronym":"ESSCIR-03","location":"Estoril, Portugal"},"container-title":["ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8892\/28114\/01257091.pdf?arnumber=1257091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:39:37Z","timestamp":1489455577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2003.1257091","relation":{},"subject":[]}}