{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T20:23:37Z","timestamp":1781295817421,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscirc.2003.1257101","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"177-180","source":"Crossref","is-referenced-by-count":14,"title":["Energy minimization method for optimal energy-delay extraction"],"prefix":"10.1109","author":[{"given":"H.Q.","family":"Dao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.R.","family":"Zeydel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.G.","family":"Oklobdzija","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","author":"hams","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"2","article-title":"Logical effort: Designing for speed on the back of an envelop","author":"sproull","year":"1991","journal-title":"IEEE Advanced Research in VLSI"},{"key":"10","first-page":"418","article-title":"VLSI design of high-speed low-area addition circuitry","author":"han","year":"1987","journal-title":"Proceedings of the IEEE Intemational Conference on Computer Design VLSI in Computers and Processors"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207688"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167511"},{"key":"6","first-page":"211","article-title":"Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization","author":"stojanovic","year":"2002","journal-title":"Proc of the 30th European Solid-State Circuits Conference ESSCIRC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146731"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"8","article-title":"Performance comparison of vlsi adders using logical effort","author":"dao","year":"2002","journal-title":"12'h Intemational Workshop on Power and Timing Modeling Optimization and Simulation"}],"event":{"name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference","location":"Estoril, Portugal","acronym":"ESSCIR-03"},"container-title":["ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8892\/28114\/01257101.pdf?arnumber=1257101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:57:29Z","timestamp":1489453049000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2003.1257101","relation":{},"subject":[]}}