{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T20:04:54Z","timestamp":1743451494160},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscirc.2003.1257115","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"233-236","source":"Crossref","is-referenced-by-count":7,"title":["A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13\u03bcm CMOS"],"prefix":"10.1109","author":[{"given":"A.","family":"Di Giandomenico","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Paton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Wiesbauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Potscher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Dorrer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.890295"},{"key":"2","article-title":"A16mW 30msamples\/s 10b pipelined a\/d converter using a pseudo-differential architecture","author":"miyazaki","year":"2002","journal-title":"Proc of ISSCC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544358"},{"key":"1","first-page":"324","article-title":"A 69mw 10b 80ms\/s pipelined cmos adc","author":"min","year":"2003","journal-title":"Proc of ISSCC"},{"key":"7","article-title":"A 700\/900mw\/channel cmos dual analog front end ic for vdsl with integrated 11 5\/14 5 dbm line drivers","author":"moyal","year":"2003","journal-title":"Proc of ISSCC"},{"key":"6","article-title":"Design methodology and practical aspects of a 12- bit high- speed continuous- time sigma- delta adc","author":"cousinard","year":"2000","journal-title":"Workshop on Embedded Data Converters ESSCICR"},{"key":"5","article-title":"A 400 mhz 5, h order continuous-time switched-current sigma delta modulator","author":"luh","year":"2000","journal-title":"Proc of ESSCIRC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.890296"},{"journal-title":"Continuous-Time Sigma-Delta Modulation for A\/D Conversion in Radio Receivers","year":"2001","author":"breems","key":"9"},{"journal-title":"Continuous-Time Delta-Sigma Modulators for High-Speed A\/D Conversion","year":"2000","author":"cherry","key":"8"}],"event":{"name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference","acronym":"ESSCIR-03","location":"Estoril, Portugal"},"container-title":["ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8892\/28114\/01257115.pdf?arnumber=1257115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:41:49Z","timestamp":1489434109000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2003.1257115","relation":{},"subject":[]}}