{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:57:11Z","timestamp":1742385431459},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscirc.2003.1257122","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"261-264","source":"Crossref","is-referenced-by-count":5,"title":["Aggressor aware repeater circuits for improving on-chip bus performance and robustness"],"prefix":"10.1109","author":[{"given":"A.","family":"Katoch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K.","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Meijer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"566","article-title":"Layout techniques for minimizing on-chip interconnect self-inductance","author":"massoud","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332374"},{"journal-title":"On-chip Signaling","year":"2002","author":"morton","key":"1"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"5","first-page":"1750","article-title":"FastHenry: A multipole- accelerated 3-D inductance extraction program","author":"kamon","year":"1999","journal-title":"IEEE Trans on MTT"},{"key":"4","article-title":"Reduction of interconnect delay by exploiting cross-talk","author":"van dijk","year":"2001","journal-title":"Proceedings of the IEEE European Solid-State Circuits Conference"}],"event":{"name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference","acronym":"ESSCIR-03","location":"Estoril, Portugal"},"container-title":["ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8892\/28114\/01257122.pdf?arnumber=1257122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:46:53Z","timestamp":1489441613000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2003.1257122","relation":{},"subject":[]}}