{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:11:19Z","timestamp":1725462679894},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscirc.2003.1257160","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T14:08:28Z","timestamp":1090332508000},"page":"413-416","source":"Crossref","is-referenced-by-count":2,"title":["Low voltage sensing techniques and secondary design issues for sub-90nm caches"],"prefix":"10.1109","author":[{"given":"M.","family":"Sinha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Alvandpour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Borkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.75052"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"1","first-page":"125","article-title":"High-performance and low-power challenges for sub-70nm microprocessor circuits","author":"krishnamurthy","year":"2002","journal-title":"IEEE CICC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.668995"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050808"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.962297"},{"key":"4","first-page":"595","author":"izumikawa","year":"1994","journal-title":"A 400MHz 300mW 8Kb CMOS RAM Macro with A Current-Sensing Scheme"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.692939"},{"key":"8","first-page":"61","article-title":"A 90nm logic technology featuring 50nm strained-silicon transistors, 7 layers copper interconnect, low-k ild, and lmm2 sram cell","author":"thompson","year":"2002","journal-title":"IEDM Tech Digest"}],"event":{"name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference","acronym":"ESSCIR-03","location":"Estoril, Portugal"},"container-title":["ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8892\/28114\/01257160.pdf?arnumber=1257160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:39:49Z","timestamp":1489455589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2003.1257160","relation":{},"subject":[]}}