{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:33:23Z","timestamp":1725446003164},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/esscirc.2003.1257235","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T10:08:28Z","timestamp":1090318108000},"page":"715-718","source":"Crossref","is-referenced-by-count":2,"title":["An analytical approach to the estimation of dynamic non-linearity parameters in pipeline A\/D converters"],"prefix":"10.1109","author":[{"given":"M.","family":"Taherzadeh-Sani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Lotfi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Shoaei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/98.788215"},{"journal-title":"Video-rate analog-to-digital conversion using pipelined architectures","year":"1987","author":"lewis","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/35.393000"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.890290"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935490"},{"journal-title":"Principles of Data Conversion System Design","year":"1995","author":"razavi","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1992.226370"},{"journal-title":"Design for reliability of low-voltage switched capacitor circuits","year":"1999","author":"abo","key":"9"},{"journal-title":"A 3 3-V 12-b 50-MS\/s AID Converter in 0 6-m CMOS with over 80-dB SFDR","year":"1999","author":"pan","key":"8"},{"journal-title":"Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures","year":"1995","author":"cho","key":"11"}],"event":{"name":"ESSCIRC 2004 - 29th European Solid-State Circuits Conference","acronym":"ESSCIR-03","location":"Estoril, Portugal"},"container-title":["ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8892\/28114\/01257235.pdf?arnumber=1257235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T16:56:37Z","timestamp":1489424197000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1257235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2003.1257235","relation":{},"subject":[]}}