{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:57Z","timestamp":1763467857766,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1109\/esscirc.2007.4430324","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T18:19:25Z","timestamp":1200334765000},"page":"384-391","source":"Crossref","is-referenced-by-count":7,"title":["Embedded SRAM design in deep deep submicron technologies"],"prefix":"10.1109","author":[{"given":"W.","family":"Dehaene","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Cosemans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Vignon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Geens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/JSSC.2004.842846"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1147\/rd.475.0525"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/JSSC.2004.825235"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/TVLSI.2003.821550"},{"key":"15","article-title":"Circuit technologies for multi-core processor design","author":"rusu","year":"2006","journal-title":"isscc microprocessor forum"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1016\/j.sse.2005.10.020"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/4.726555"},{"key":"14","first-page":"169","article-title":"A noise margin monitor for SRAMs","author":"geens","year":"2007","journal-title":"Proc ICMT"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/JSSC.2005.848032"},{"key":"12","first-page":"291","article-title":"A Low Power Embedded SRAM for Wireless Applications, in Proc","author":"cosemans","year":"2006","journal-title":"European Solid-State Circuits Conference"},{"key":"21","doi-asserted-by":"crossref","first-page":"914","DOI":"10.1109\/DATE.2005.291","article-title":"Impact of deep submicron process variation effects in SRAM design","author":"wang","year":"2005","journal-title":"Proc Design and Test in Europe (DATE) Conf"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"20","first-page":"322","article-title":"A 1.1 GHz 12uA\/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction For Mobile Applications","author":"wang","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ESSDER.2006.307687"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/JPROC.2002.808156"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ICCD.1998.727027"},{"key":"7","article-title":"A Loadless CMOS Four-Transistor SRAM Cell in a 0.18-?m Logic Technology","volume":"48","author":"nada","year":"2001","journal-title":"IEEE Trans On Elec Devices"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2005.859030","article-title":"A read-SNM free SRAM cell for low-Vdd and High-Speed Applications","volume":"41","author":"takeda","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/.2005.1469239"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2006.883344","article-title":"Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies Solid-State Circuits","volume":"41","author":"grossar","year":"2006","journal-title":"J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/JSSC.2007.896693"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ISSCC.2007.373427"}],"event":{"name":"ESSCIRC 2007. 33rd European Solid-State Circuits Conference","start":{"date-parts":[[2007,9,11]]},"location":"Muenchen, Germany","end":{"date-parts":[[2007,9,13]]}},"container-title":["ESSCIRC 2007 - 33rd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4430236\/4430237\/04430324.pdf?arnumber=4430324","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,10]],"date-time":"2021-01-10T03:50:09Z","timestamp":1610250609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4430324\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2007.4430324","relation":{},"subject":[],"published":{"date-parts":[[2007,9]]}}}