{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:09:45Z","timestamp":1725397785631},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1109\/esscirc.2007.4430353","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T23:19:25Z","timestamp":1200352765000},"page":"508-511","source":"Crossref","is-referenced-by-count":0,"title":["An 11.75-Gb\/s combined decision feedback equalizer and clock data recovery circuit in 0.18-&amp;#x03BC;m CMOS"],"prefix":"10.1109","author":[{"family":"Lijun Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Green","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373483"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696055"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696051"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696053"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818572"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19750415"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.890309"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373484"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.868047"},{"key":"1","first-page":"250","article-title":"OC-192 receiver in standard 0.18um CMOS","author":"cao","year":"2002","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493872"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493868"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696057"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"key":"4","first-page":"748","article-title":"A 10Gb\/s BiCMOS adaptive equalizer","author":"zhang","year":"2004","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf"},{"key":"9","first-page":"64","article-title":"A 0.6 to 9.6Gb\/s binary backplane transceiver core in 0.13um CMOS","author":"krishna","year":"2005","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf"},{"key":"8","first-page":"62","article-title":"A 6.4Gb\/s CMOS SerDes core with feedforward and decision feedback equalization","author":"soma","year":"2005","journal-title":"Dig Tech Papers IEEE Int Solid-State Circuits Conf"}],"event":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","start":{"date-parts":[[2007,9,11]]},"location":"Muenchen, Germany","end":{"date-parts":[[2007,9,13]]}},"container-title":["ESSCIRC 2007 - 33rd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4430236\/4430237\/04430353.pdf?arnumber=4430353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T19:59:38Z","timestamp":1489694378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4430353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2007.4430353","relation":{},"ISSN":["1930-8833"],"issn-type":[{"type":"print","value":"1930-8833"}],"subject":[],"published":{"date-parts":[[2007,9]]}}}