{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:21:59Z","timestamp":1725412919572},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/esscirc.2008.4681789","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T16:23:25Z","timestamp":1227630205000},"page":"50-53","source":"Crossref","is-referenced-by-count":0,"title":["Experimental assessment of logic circuit performance variability with regular fabrics at 90nm technology node"],"prefix":"10.1109","author":[{"family":"Sungdae Choi","sequence":"first","affiliation":[]},{"family":"Katsuyuki Ikeuchi","sequence":"additional","affiliation":[]},{"family":"Hyunkyung Kim","sequence":"additional","affiliation":[]},{"family":"Kenichi Inagaki","sequence":"additional","affiliation":[]},{"family":"Masami Murakata","sequence":"additional","affiliation":[]},{"family":"Nobuyuki Nishiguchi","sequence":"additional","affiliation":[]},{"family":"Makoto Takamiya","sequence":"additional","affiliation":[]},{"family":"Takayasu Sakurai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"400","article-title":"statistical characterization and on-chip measurement methods for local random variability of a process using sense-amplifier-based test staicture","author":"mukhopadhyay","year":"2007","journal-title":"IEEE Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306337"},{"key":"6","article-title":"maximization of layout printability\/ manufacturability by extreme layout regularity","author":"jhaveri","year":"2006","journal-title":"Invited Paper SPIE"},{"key":"5","first-page":"353","author":"kheterpal","year":"2005","journal-title":"Design methodology for IC manufacturability based on regular logic-bricks"},{"key":"4","first-page":"782","author":"pileggi","year":"2003","journal-title":"Exploring regular fabrics to optimize the performance-cost trade-off"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"}],"event":{"name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","start":{"date-parts":[[2008,9,15]]},"location":"Edinburgh, UK","end":{"date-parts":[[2008,9,19]]}},"container-title":["ESSCIRC 2008 - 34th European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4669531\/4681770\/04681789.pdf?arnumber=4681789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:43:45Z","timestamp":1489761825000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2008.4681789","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}