{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T11:34:17Z","timestamp":1768563257374,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/esscirc.2008.4681847","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T21:23:25Z","timestamp":1227648205000},"page":"282-285","source":"Crossref","is-referenced-by-count":15,"title":["A reconfigurable 65nm SRAM achieving voltage scalability from 0.25–1.2V and performance scalability from 20kHz–200MHz"],"prefix":"10.1109","author":[{"given":"Mahmut E.","family":"Sinangil","sequence":"first","affiliation":[]},{"given":"Naveen","family":"Verma","sequence":"additional","affiliation":[]},{"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"328","article-title":"a 65nm 8t sub-vt sram employing sense-amplifier redundancy","author":"verma","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"2","first-page":"628","article-title":"a 256-kbit sub-threshold sram in 65nm cmos","author":"calhoun","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852898"},{"key":"6","first-page":"162","article-title":"reverse short-channel effects and channel-engineering in deep-submicron mosfets: modeling and optimization","author":"yu","year":"1996","journal-title":"Symp on VLSI Technology (VLSI) Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"4","first-page":"330","article-title":"a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"}],"event":{"name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","location":"Edinburgh, UK","start":{"date-parts":[[2008,9,15]]},"end":{"date-parts":[[2008,9,19]]}},"container-title":["ESSCIRC 2008 - 34th European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4669531\/4681770\/04681847.pdf?arnumber=4681847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:31:04Z","timestamp":1489775464000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2008.4681847","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}