{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T12:54:25Z","timestamp":1758632065170},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/esscirc.2009.5325952","type":"proceedings-article","created":{"date-parts":[[2009,11,18]],"date-time":"2009-11-18T19:39:49Z","timestamp":1258573189000},"page":"92-95","source":"Crossref","is-referenced-by-count":4,"title":["Fast stability analysis of large-scale SRAM arrays and the impact of NBTI degradation"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Drapatz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Fischer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karl","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ettore","family":"Amirante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Huber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Ostermayr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georg","family":"Georgakos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Impact of Negative and Positive Bias Temperature Stress on 6T-SRAM Cells Advances in Radio Science","year":"2009","author":"drapatz","key":"3"},{"key":"2","first-page":"42","article-title":"Large-Scale Read\/Write Margin Measurement in 45nm CMOS SRAM Arrays","author":"guo","year":"2008","journal-title":"IEEE Symposium on VLSI Ciruits"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"7","first-page":"51","article-title":"A 65nm teststructure for the analysis of NBTI induced statistical variations in SRAM transistors","author":"fischer","year":"2008","journal-title":"Proc European Solid State Device Research Conf"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010818"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004329"},{"key":"4","article-title":"High Performance and Low Power Transistors Integrated in 65nm Bulk CMOS Technology","author":"luo","year":"2004","journal-title":"Electron Devices Meeting"}],"event":{"name":"2009 Proceedings of ESSCIRC (ESSCIRC)","start":{"date-parts":[[2009,9,14]]},"location":"Athens, Greece","end":{"date-parts":[[2009,9,18]]}},"container-title":["2009 Proceedings of ESSCIRC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5307451\/5325915\/05325952.pdf?arnumber=5325952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:45:17Z","timestamp":1489862717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5325952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2009.5325952","relation":{},"subject":[],"published":{"date-parts":[[2009,9]]}}}