{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:06:04Z","timestamp":1725491164743},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/esscirc.2010.5619705","type":"proceedings-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T16:30:41Z","timestamp":1292344241000},"page":"306-309","source":"Crossref","is-referenced-by-count":14,"title":["A highly linear 25dBm outphasing power amplifier in 32nm CMOS for WLAN application"],"prefix":"10.1109","author":[{"given":"Hongtao","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yorgos","family":"Palaskas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashoke","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnamurthy","family":"Soumyanath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"206","article-title":"A 28.1dBm class-D outphasing power amplifier in 45nm LP digital CMOS","author":"xu","year":"0","journal-title":"2009 Symp VLSI Circuits Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1985.1096219"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523204"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1935.227299"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.848770"},{"key":"6","first-page":"1","article-title":"A 32nm SoC platform technology with 2nd generation high-k\/metal gate transistors optimized for ultra low power, high performance, and high density product applications","author":"jan","year":"2009","journal-title":"IEEE IEDM Tech Dig"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.876384"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTC.2001.956969"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325998"},{"key":"8","first-page":"677","article-title":"Fully integrated dual-band power amplifiers with on-chip baluns in 65nm CMOS for an 802.11n MIMO WLAN SoC","author":"afsahi","year":"2009","journal-title":"IEEE RFIC Symp Dig"}],"event":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","start":{"date-parts":[[2010,9,14]]},"location":"Sevilla, Spain","end":{"date-parts":[[2010,9,16]]}},"container-title":["2010 Proceedings of ESSCIRC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5609034\/5619583\/05619705.pdf?arnumber=5619705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:07:35Z","timestamp":1489882055000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5619705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2010.5619705","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}