{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:10:34Z","timestamp":1725671434456},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/esscirc.2010.5619716","type":"proceedings-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T21:30:41Z","timestamp":1292362241000},"page":"354-357","source":"Crossref","is-referenced-by-count":12,"title":["0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme"],"prefix":"10.1109","author":[{"given":"Toshikazu","family":"Suzuki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Moriwaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kawasumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Miyano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/ISSCC.2008.4523185","article-title":"A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter","author":"kwong","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"2","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/ISSCC.2007.373428","article-title":"A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme","author":"kim","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"1","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1109\/ISSCC.2007.373429","article-title":"A Sub-200mV 6T SRAM in 0.13pm CMOS","author":"zhai","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433817"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015076"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325939"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"}],"event":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","start":{"date-parts":[[2010,9,14]]},"location":"Sevilla, Spain","end":{"date-parts":[[2010,9,16]]}},"container-title":["2010 Proceedings of ESSCIRC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5609034\/5619583\/05619716.pdf?arnumber=5619716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T02:34:13Z","timestamp":1559874853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5619716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2010.5619716","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}