{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:43:08Z","timestamp":1730220188535,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/esscirc.2010.5619756","type":"proceedings-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T16:30:41Z","timestamp":1292344241000},"page":"514-517","source":"Crossref","is-referenced-by-count":1,"title":["A loading effect insensitive and high precision clock synchronization circuit"],"prefix":"10.1109","author":[{"given":"Kai-Wei","family":"Hong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuo-Hsing","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Hsiang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jen-Chieh","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Cheng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"671","article-title":"Low power clock generator based on an area-reduced interleaved synchronous mirror delay scheme","volume":"3","author":"sung","year":"0","journal-title":"Proc 2002 IEEE Int Symp Circuits Syst"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623831"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357906"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827800"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835816"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.748189"}],"event":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","start":{"date-parts":[[2010,9,14]]},"location":"Sevilla, Spain","end":{"date-parts":[[2010,9,16]]}},"container-title":["2010 Proceedings of ESSCIRC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5609034\/5619583\/05619756.pdf?arnumber=5619756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:56:54Z","timestamp":1490068614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5619756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2010.5619756","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}