{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:43:13Z","timestamp":1730220193096,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/esscirc.2010.5619878","type":"proceedings-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T16:30:41Z","timestamp":1292344241000},"page":"266-269","source":"Crossref","is-referenced-by-count":12,"title":["Time-to-digital converter based on time difference amplifier with non-linearity calibration"],"prefix":"10.1109","author":[{"given":"Shingo","family":"Mandai","sequence":"first","affiliation":[]},{"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[]},{"given":"Toru","family":"Nakura","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[]},{"given":"Kunihiro","family":"Asada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585992"},{"key":"10","first-page":"208","article-title":"time difference amplifier using closed-loop gain control","author":"nakura","year":"2009","journal-title":"2009 Symposium on VLSI Circuits VLSIC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696271"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523300"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/82.868466"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268980"},{"key":"8","article-title":"A9b,1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue","volume":"43","author":"lee","year":"2008","journal-title":"IEEE JSSC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423907"},{"key":"12","first-page":"482","article-title":"A 1GHz ADPLL with a 1.25ps Minimum-Resolution Sub-Exponent TDC in 0.18um CMOS","author":"lee","year":"0","journal-title":"2010 IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"event":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","start":{"date-parts":[[2010,9,14]]},"location":"Sevilla, Spain","end":{"date-parts":[[2010,9,16]]}},"container-title":["2010 Proceedings of ESSCIRC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5609034\/5619583\/05619878.pdf?arnumber=5619878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:55:36Z","timestamp":1489881336000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5619878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2010.5619878","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}