{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T03:10:21Z","timestamp":1775099421882,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/esscirc.2010.5619892","type":"proceedings-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T21:30:41Z","timestamp":1292362241000},"page":"210-213","source":"Crossref","is-referenced-by-count":15,"title":["18Gbps, 50mW reconfigurable multi-mode SHA Hashing accelerator in 45nm CMOS"],"prefix":"10.1109","author":[{"given":"Rajaraman","family":"Ramanarayanan","sequence":"first","affiliation":[]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Farhana","family":"Sheikh","sequence":"additional","affiliation":[]},{"given":"Suresh","family":"Srinivasan","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[]},{"given":"Vasantha","family":"Erraguntla","sequence":"additional","affiliation":[]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234240"},{"key":"10","first-page":"247","article-title":"A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging","author":"mistry","year":"2007","journal-title":"IEDM"},{"key":"1","year":"2008","journal-title":"Federal Information Processing Standards Publication (FIPS PUB) 180-3 Secure Hash Standard (SHS)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.70"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000450"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.36"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.92"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188699"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.68"}],"event":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","location":"Sevilla, Spain","start":{"date-parts":[[2010,9,14]]},"end":{"date-parts":[[2010,9,16]]}},"container-title":["2010 Proceedings of ESSCIRC"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5609034\/5619583\/05619892.pdf?arnumber=5619892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:42:41Z","timestamp":1490082161000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5619892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2010.5619892","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}