{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:43:32Z","timestamp":1725572612553},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/esscirc.2011.6044887","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:54:52Z","timestamp":1318539292000},"page":"151-154","source":"Crossref","is-referenced-by-count":0,"title":["A 7.65mW 5bits 90nm 1Gs\/s ADC folded-interpolated without calibration"],"prefix":"10.1109","author":[{"given":"S.","family":"DrAmico","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Cocciolo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"De Matteis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Baschirotto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342767"},{"key":"ref11","first-page":"16","article-title":"A 6-bit 5-GSample\/s Nyquist AID Converter in 65nm CMOS","author":"choi","year":"0","journal-title":"VLSI 2008"},{"key":"ref12","first-page":"61","article-title":"A 6-bit Pipelined Analog-to-Digital Converter with Current-Switching Open-Loop Residue Amplification","author":"hsieh","year":"0","journal-title":"ASSCC 2008"},{"key":"ref13","first-page":"381","article-title":"A 6-Bit, 1.2-GS\/s ADC with Wideband THA in 0.13-um CMOS","author":"chen","year":"0","journal-title":"ASSCC 2008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5326002"},{"key":"ref4","first-page":"1499","article-title":"A 6-bit 1.2-GS\/s Low-Power Flash-ADC in 0.131Jm Digital CMOS","author":"sandner","year":"2005","journal-title":"IEEE-JSSC"},{"key":"ref3","first-page":"2310","article-title":"A 0.16pJ\/Conversion-Step 2.5mW 1.25GS\/s 4b ADC in a 90nm Digital CMOS Process","author":"van","year":"0","journal-title":"ISSCC 2006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826317"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523152"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852157"},{"key":"ref9","first-page":"314","article-title":"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time","author":"schinkel","year":"0","journal-title":"ISSCC 2007"}],"event":{"name":"ESSCIRC 2011 - 37th European Solid State Circuits Conference","start":{"date-parts":[[2011,9,12]]},"location":"Helsinki, Finland","end":{"date-parts":[[2011,9,16]]}},"container-title":["2011 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6034695\/6044880\/06044887.pdf?arnumber=6044887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:09:16Z","timestamp":1490062156000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6044887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2011.6044887","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}