{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:55:21Z","timestamp":1773406521201,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/esscirc.2011.6044920","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:54:52Z","timestamp":1318539292000},"page":"83-86","source":"Crossref","is-referenced-by-count":20,"title":["A 128×128b high-speed wide-and match-line content addressable memory in 32nm CMOS"],"prefix":"10.1109","author":[{"given":"Amit","family":"Agarwal","sequence":"first","affiliation":[]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[]},{"given":"Farhana","family":"Sheikh","sequence":"additional","affiliation":[]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"464","article-title":"An AND type match line scheme for energy efficient content addressable memories","author":"wang","year":"2005","journal-title":"IEEE ISSCC Digest Tech"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510557"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332667"},{"key":"ref5","first-page":"577","article-title":"TCAM for IP-address lookup using tree-style AND-type match lines and segmented search lines","author":"wang","year":"2006","journal-title":"IEEE ISSCC Digest Tech"},{"key":"ref7","first-page":"1","article-title":"A 32nm logic technology featuring 2nd generation high-k metal-gate transistors, enhanced channel strain and 0.171?m2 SRAM cell size in a 291Mb array","author":"natarajan","year":"2008","journal-title":"IEDM Tech Digest"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/65.120723"},{"key":"ref1","first-page":"166","article-title":"A Modular scheme for designing special purpose associative memories","author":"miller","year":"1993","journal-title":"Computing Systems in Engineering"}],"event":{"name":"ESSCIRC 2011 - 37th European Solid State Circuits Conference","location":"Helsinki, Finland","start":{"date-parts":[[2011,9,12]]},"end":{"date-parts":[[2011,9,16]]}},"container-title":["2011 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6034695\/6044880\/06044920.pdf?arnumber=6044920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:46:49Z","timestamp":1490064409000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6044920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2011.6044920","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}