{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:58Z","timestamp":1759146478258},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/esscirc.2011.6044960","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T16:54:52Z","timestamp":1318524892000},"page":"275-278","source":"Crossref","is-referenced-by-count":7,"title":["A standard cell based all-digital Time-to-Digital Converter with reconfigurable resolution and on-line background calibration"],"prefix":"10.1109","author":[{"given":"Kameswaran","family":"Vengattaramane","sequence":"first","affiliation":[]},{"given":"Jonathan","family":"Borremans","sequence":"additional","affiliation":[]},{"given":"Michiel","family":"Steyaert","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref3","first-page":"480","article-title":"A 86 MHz-to-12 GHzDigital-IntensivePhase-Modulated Fractional-NPLL using a15 pJ\/shot 5 ps TDC in 40 nm digital CMOS","author":"borremans","year":"2010","journal-title":"ISSCCDig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922712"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2023945"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref12","first-page":"150","article-title":"A 3 MHz Bandwidth Low Noise RF All Digital PLL with 12 ps Resolution Time-to-Digital Converter","author":"tonietto","year":"2006","journal-title":"Proc ESSCIRC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357178"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874281"},{"key":"ref2","first-page":"340","article-title":"A Low-Noise, Wide-BW 3.6 GHz, Fractional-N Frequency Synthesizer with a Noise Shaping Time-to-Digital Converter and Quantization Noise Cancellation","author":"hsu","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433843"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"}],"event":{"name":"ESSCIRC 2011 - 37th European Solid State Circuits Conference","start":{"date-parts":[[2011,9,12]]},"location":"Helsinki, Finland","end":{"date-parts":[[2011,9,16]]}},"container-title":["2011 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6034695\/6044880\/06044960.pdf?arnumber=6044960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T22:33:09Z","timestamp":1490049189000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6044960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2011.6044960","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}