{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:58:21Z","timestamp":1729641501534,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/esscirc.2011.6045004","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T16:54:52Z","timestamp":1318524892000},"page":"451-454","source":"Crossref","is-referenced-by-count":0,"title":["A 300KHz bandwidth 3.9GHz 0.18μm CMOS fractional-N synthesizer with 13dB broadband phase noise reduction"],"prefix":"10.1109","author":[{"given":"Chun-Pang","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Sian","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hen-Wai","family":"Tsao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingshown","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"439","article-title":"A 100 MHz timing generator for impulse radio applications","volume":"30","author":"wu","year":"0","journal-title":"IEEE European Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"800","DOI":"10.1109\/4.918918","article-title":"A single chip 2.4 GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique","volume":"36","author":"lee","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref5","first-page":"1117","article-title":"A novel sigma-delta fractional-N synthesizer architecture with fractional spur and quantization noise cancellation","author":"chun-pang","year":"2010","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref2","article-title":"Digital PLL Synthesizers","author":"rhode","year":"1983","journal-title":"Theory and Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"}],"event":{"name":"ESSCIRC 2011 - 37th European Solid State Circuits Conference","start":{"date-parts":[[2011,9,12]]},"location":"Helsinki, Finland","end":{"date-parts":[[2011,9,16]]}},"container-title":["2011 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6034695\/6044880\/06045004.pdf?arnumber=6045004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T03:55:36Z","timestamp":1497930936000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6045004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2011.6045004","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}