{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T07:20:40Z","timestamp":1742800840177},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/esscirc.2012.6341290","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:07:41Z","timestamp":1352999261000},"page":"189-192","source":"Crossref","is-referenced-by-count":1,"title":["A 4.1GHz-6.5GHz all-digital frequency synthesizer with a 2&lt;sup&gt;nd&lt;\/sup&gt;-order noise-shaping TDC and a transformer-coupled QVCO"],"prefix":"10.1109","author":[{"given":"Alan W. L.","family":"Ng","sequence":"first","affiliation":[]},{"given":"Shiyuan","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Howard C.","family":"Luong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"2","first-page":"232","article-title":"A 12-Bit vernier ring time-to-digital converter in a 0.13 m CMOS technology","author":"yu","year":"2009","journal-title":"Symp on VLSI Circuits"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523263"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2012.6242336"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"4","first-page":"152","article-title":"A 0.63ps resolution, 11b pipeline TDC in 0.13 m CMOS","author":"seo","year":"2011","journal-title":"Symp on VLSI Circuits"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022304"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"}],"event":{"name":"ESSCIRC 2012 - 38th European Solid State Circuits Conference","start":{"date-parts":[[2012,9,17]]},"location":"Bordeaux, France","end":{"date-parts":[[2012,9,21]]}},"container-title":["2012 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6331297\/6341242\/06341290.pdf?arnumber=6341290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:06:17Z","timestamp":1490126777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6341290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2012.6341290","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}