{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:43:44Z","timestamp":1725626624972},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/esscirc.2012.6341318","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:07:41Z","timestamp":1352999261000},"page":"317-320","source":"Crossref","is-referenced-by-count":1,"title":["60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by auto-selective boost (ASB) scheme for slow memory cells in random variations"],"prefix":"10.1109","author":[{"given":"Yasue","family":"Yamamoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kawasumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Moriwaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshikazu","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Miyano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560336"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055398"},{"key":"7","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/ESSCIRC.2010.5619717","article-title":"A 4.4pJ\/Access 80MHz, 2K word x 64b memory with write masking feature and variability resilient multi-sized sense amplifier redundancy for wireless sensor nodes applications","author":"sharma","year":"2010","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681846"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681902"},{"key":"4","first-page":"2572","article-title":"A 4.2GHz 0.3mm2 256Kb Dual-Vcc SRAM building block in 65nm CMOS","author":"khellah","year":"2006","journal-title":"IEEE ISSCC Digest of Technical Papers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585947"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123628"}],"event":{"name":"ESSCIRC 2012 - 38th European Solid State Circuits Conference","start":{"date-parts":[[2012,9,17]]},"location":"Bordeaux, France","end":{"date-parts":[[2012,9,21]]}},"container-title":["2012 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6331297\/6341242\/06341318.pdf?arnumber=6341318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T02:43:16Z","timestamp":1498012996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6341318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2012.6341318","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}