{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:41Z","timestamp":1759146341030},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/esscirc.2012.6341319","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T12:07:41Z","timestamp":1352981261000},"page":"321-324","source":"Crossref","is-referenced-by-count":11,"title":["A 500 fW\/bit 14 fJ\/bit-access 4kb standard-cell based sub-V<sub>T<\/sub> memory in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Pascal","family":"Meinerzhagen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oskar","family":"Andersson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Babak","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasser","family":"Sherazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joachim Neves","family":"Rodrigues","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"1","article-title":"8T singleended sub-threshold SRAM with cross-point data-aware write operation","author":"chiu","year":"2011","journal-title":"Proc IEEE ISLPED"},{"key":"7","article-title":"A 0.28-0.8V 320 fW D-latch for sub-VT memories in 65-nm CMOS","author":"mohammadi","year":"2012","journal-title":"Proc IEEE A-SSCC Under Review"},{"key":"6","article-title":"A 1.1 GHz 12 uA\/Mbleakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications","author":"wang","year":"2008","journal-title":"IEEE JSSC"},{"key":"5","article-title":"Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology","author":"meinerzhagen","year":"2011","journal-title":"IEEE JETCAS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"},{"key":"9","article-title":"Static noise margin variation for subthreshold SRAM in 65-nm CMOS","author":"calhoun","year":"2006","journal-title":"IEEE JSSC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"}],"event":{"name":"ESSCIRC 2012 - 38th European Solid State Circuits Conference","start":{"date-parts":[[2012,9,17]]},"location":"Bordeaux","end":{"date-parts":[[2012,9,21]]}},"container-title":["2012 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6331297\/6341242\/06341319.pdf?arnumber=6341319","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T03:38:05Z","timestamp":1580787485000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6341319\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2012.6341319","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}