{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:12:59Z","timestamp":1725552779668},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/esscirc.2012.6341365","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:07:41Z","timestamp":1352999261000},"page":"381-384","source":"Crossref","is-referenced-by-count":1,"title":["An 8bit 0.35–0.8V 0.5–30MS\/s 2bit\/step SAR ADC with wide range threshold configuring comparator"],"prefix":"10.1109","author":[{"given":"Kentaro","family":"Yoshioka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Shikata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"Sekimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Ishikuro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045009"},{"key":"2","first-page":"1022","article-title":"A 0.5V 1.1 MS\/sec 6.3 fJ\/Conversion-Step SARADC With Tri-Level Comparator in 40 nm CMOS","author":"shikata","year":"2012","journal-title":"JSSC"},{"key":"1","first-page":"244","article-title":"A 1.9uW 4.4fJ\/Conversion-step 10b 1MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"ISSCC"},{"key":"7","first-page":"238","article-title":"A 6-bit 50-MS\/s Threshold Configuring SAR ADC in 90-nm Digital CMOS","author":"nuzzo","year":"2009","journal-title":"VLSI circuits"},{"key":"6","first-page":"2631","article-title":"A 150 MS\/s 133 uW 7 bit ADC in 90 nm digital CMOS","author":"van der plas","year":"2008","journal-title":"JSSC"},{"key":"5","first-page":"188","article-title":"A 0.024mm2 8b 400MS\/s SAR ADC with 2b\/Cycle and resistive DAC in 65nm CMOS","author":"wei","year":"2011","journal-title":"ISSCC"},{"key":"4","first-page":"862","article-title":"A 32 mW 1.25 GS\/s 6b 2b\/Step SAR ADC in 0.13 um CMOS","author":"cao","year":"2009","journal-title":"JSSC"},{"key":"9","first-page":"190","article-title":"A resolution-reconfigurable 5-to10b, 0.4-to-1V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"ISSCC"},{"key":"8","first-page":"472","article-title":"A 7-to-10b 0-to-4MS\/s Flexible SAR ADC with 6.5-to-16fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"ISSCC"}],"event":{"name":"ESSCIRC 2012 - 38th European Solid State Circuits Conference","start":{"date-parts":[[2012,9,17]]},"location":"Bordeaux, France","end":{"date-parts":[[2012,9,21]]}},"container-title":["2012 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6331297\/6341242\/06341365.pdf?arnumber=6341365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:03:55Z","timestamp":1490126635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6341365\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2012.6341365","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}