{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T04:42:18Z","timestamp":1780634538399,"version":"3.54.1"},"reference-count":104,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/esscirc.2013.6649063","type":"proceedings-article","created":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T20:39:33Z","timestamp":1383338373000},"page":"24-31","source":"Crossref","is-referenced-by-count":25,"title":["Digitally assisted data converter design"],"prefix":"10.1109","author":[{"given":"Boris","family":"Murmann","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.870218"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759272"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.608492"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487815"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.852198"},{"key":"37","first-page":"2310","article-title":"A 0. 16pJ\/Conversion-Step 2. 5mW 1. 25GS\/s 4b ADC in a 90nm Digital CMOS Process","author":"plas der g van","year":"2006","journal-title":"ISSCC Dig Techn Papers"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"},{"key":"43","first-page":"420","article-title":"A 4GS\/s 6b flash ADC in 0. 13 m CMOS","author":"paulus","year":"2004","journal-title":"Symp VLSI Circuits Dig"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/4.987096"},{"key":"41","doi-asserted-by":"crossref","first-page":"1865","DOI":"10.1109\/JSSC.2007.903053","article-title":"A 4-GS\/s 4-bit Flash ADC in 0. 18-um CMOS","volume":"42","author":"park","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/4.261994"},{"key":"23","article-title":"Statistically based continuous autocalibration method and apparatus","author":"hilton","year":"1991","journal-title":"US Patent 4996530"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/4.375965"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/82.554434"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585305"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839683"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1981.1156178"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263853"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1049\/jbire.1960.0058"},{"key":"7","author":"murmann","year":"0","journal-title":"ADC Performance Survey 1997-2013"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3885-2_13"},{"key":"5","first-page":"426","article-title":"Self-super-cutoff power gating with state retention on a 0. 3V 0. 29fJ\/cycle\/gate 32b RISC core in 0. 13m CMOS","author":"chen","year":"2013","journal-title":"ISSCC Dig Techn Papers"},{"key":"32","first-page":"386","article-title":"A 10b 100MS\/s 1. 13mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"ISSCC Dig Techn Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2195933"},{"key":"31","first-page":"238","article-title":"An 820W 9b 40MS\/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS","author":"giannini","year":"2008","journal-title":"ISSCC Dig Techn Papers"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002548"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3885-2_16"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073194"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835826"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47673-8_10"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814853"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112386"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1985.13107"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510569"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746503"},{"key":"21","first-page":"64","article-title":"A self calibrating 12b 12us CMOS ADC","author":"lee","year":"1984","journal-title":"ISSCC Dig Techn Papers"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839681"},{"key":"104","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806285"},{"key":"103","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6289119"},{"key":"99","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2193394"},{"key":"102","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2105480"},{"key":"101","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2007.914996"},{"key":"100","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2246234"},{"key":"98","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006232"},{"key":"97","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002114"},{"key":"96","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2008.ECP.230"},{"key":"95","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917513"},{"key":"94","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405711"},{"key":"93","first-page":"496","article-title":"A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT Delta-Sigma ADC for 802. 11n\/WiMAX Receivers","author":"malla","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"92","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716580"},{"key":"91","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126410"},{"key":"90","first-page":"268","article-title":"A 28fJ\/conv-step CT modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer","author":"shu","year":"2013","journal-title":"ISSCC Dig Techn Papers"},{"key":"10","article-title":"Energy limits in current a\/d converter architectures","author":"murmann","year":"2012","journal-title":"ISSCC Short Course Feb"},{"key":"88","first-page":"647","article-title":"Digitally corrected multi-bit data converters","author":"cataltepe","year":"1989","journal-title":"Proc ISCAS"},{"key":"89","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164303"},{"key":"79","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2015595"},{"key":"78","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177005"},{"key":"77","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"82","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"83","first-page":"380","article-title":"A 12b 22. 5\/45MS\/s 3. 0mW 0. 059mm2 CMOS SAR ADC achieving over 90dB SFDR","author":"liu","year":"2010","journal-title":"ISSCC Dig Techn Papers"},{"key":"80","first-page":"318","article-title":"A 20 gs\/s 8 b adc with a 1 mb memory in 0. 18 m cmos","volume":"1","author":"poulton","year":"2003","journal-title":"ISSCC Dig Techn Papers"},{"key":"81","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405748"},{"key":"86","doi-asserted-by":"publisher","DOI":"10.1109\/82.826744"},{"key":"87","doi-asserted-by":"crossref","first-page":"1051","DOI":"10.1049\/el:19880715","article-title":"multibit oversampled sigma - delta a\/d convertor with digital error correction","volume":"24","author":"larson","year":"1988","journal-title":"Electronics Letters"},{"key":"84","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.415"},{"key":"85","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177091"},{"key":"67","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.876534"},{"key":"66","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2009.2020557"},{"key":"69","first-page":"466","article-title":"A 14b 2. 5GS\/s 8-way-interleaved pipelined adc with background calibration and digital dynamic linearity correction","author":"setterberg","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"68","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2009.2020575"},{"key":"70","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.883243"},{"key":"71","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804327"},{"key":"72","first-page":"464","article-title":"An 11b 800MS\/s Time-Interleaved ADC with Digital Background Calibration","author":"hsu","year":"2007","journal-title":"ISSCC Dig Techn Papers"},{"key":"73","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693352"},{"key":"74","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821300"},{"key":"75","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.918970"},{"key":"76","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330655"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194191"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"57","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"Background calibration techniques for multistage pipelined ADCs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits and Systems II"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341337"},{"key":"55","first-page":"546","article-title":"A 1V 11b 200MS\/s Pipelined ADC with Digital Background Calibration in 65nm CMOS","author":"hsueh","year":"2008","journal-title":"ISSCC Dig Techn Papers"},{"key":"64","first-page":"92","article-title":"A 5. 4GS\/s 12b 500mW Pipeline ADC in 28nm CMOS","author":"wu","year":"2013","journal-title":"Symp VLSI Circuits Dig"},{"key":"65","first-page":"161","article-title":"Digital correction of dynamic trackand-hold errors providing SFDR > 83 dB up to fin = 470 MHz","author":"nikaeen","year":"2008","journal-title":"Proc CICC"},{"key":"62","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858760"},{"key":"63","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330654"},{"key":"60","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"61","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672034"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.882886"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032637"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014705"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887453"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845972"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167369"},{"key":"53","first-page":"38","article-title":"A continuous-time, jitter insensitive modulator using a digitally linearized Gm-C integrator with embedded SC feedback DAC","author":"kim","year":"2011","journal-title":"Symp VLSI Circuits Dig"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.907950"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"}],"event":{"name":"ESSCIRC 2013 - 39th European Solid State Circuits Conference","location":"Bucharest, Romania","start":{"date-parts":[[2013,9,16]]},"end":{"date-parts":[[2013,9,20]]}},"container-title":["2013 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6641026\/6649054\/06649063.pdf?arnumber=6649063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:19:24Z","timestamp":1498079964000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6649063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":104,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2013.6649063","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}