{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:43:43Z","timestamp":1730220223022,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/esscirc.2013.6649067","type":"proceedings-article","created":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T20:39:33Z","timestamp":1383338373000},"page":"41-44","source":"Crossref","is-referenced-by-count":9,"title":["All-digital process-variation-calibrated timing generator for ATE with 1.95-ps resolution and a maximum 1.2-GHz test rate"],"prefix":"10.1109","author":[{"given":"Kyungho","family":"Ryu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Hoon","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.830592"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270838"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"6","first-page":"1134","article-title":"FPGA Vernier Digital-to-Time Converter with 1. 58 ps Resolution and 59. 3 Minutes Operation Range","volume":"57","author":"chen","year":"2010","journal-title":"IEEE TCAS-I"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696272"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332737"},{"key":"9","first-page":"20","article-title":"A high speed, energy and area efficient counter including carry look-ahead block","author":"ryu","year":"2013","journal-title":"ICEIC98"},{"key":"8","first-page":"691","article-title":"A 960-mb\/s\/pin interface for skew-tolerant bus using low jitter pll","volume":"32","author":"kim","year":"1997","journal-title":"IEEE JSSC"}],"event":{"name":"ESSCIRC 2013 - 39th European Solid State Circuits Conference","start":{"date-parts":[[2013,9,16]]},"location":"Bucharest, Romania","end":{"date-parts":[[2013,9,20]]}},"container-title":["2013 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6641026\/6649054\/06649067.pdf?arnumber=6649067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:35:51Z","timestamp":1490218551000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6649067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2013.6649067","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}