{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:42:36Z","timestamp":1725612156633},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/esscirc.2013.6649106","type":"proceedings-article","created":{"date-parts":[[2013,11,2]],"date-time":"2013-11-02T00:39:33Z","timestamp":1383352773000},"page":"197-200","source":"Crossref","is-referenced-by-count":5,"title":["Dual-V<inf>T<\/inf> 4kb sub-V<inf>T<\/inf> memories with <1 pW\/bit leakage in 65 nm CMOS"],"prefix":"10.1109","author":[{"given":"Oskar","family":"Andersson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Babak","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Meinerzhagen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joachim Neves","family":"Rodrigues","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231031"},{"key":"1","article-title":"8T single-ended sub-threshold SRAM with crosspoint data-aware write operation","author":"chiu","year":"2011","journal-title":"Proc IEEE ISLPED"},{"key":"7","article-title":"Sizing of dual-VT gates for sub-VT circuits","author":"mohammadi","year":"2012","journal-title":"Proc IEEE SubVT"},{"key":"6","article-title":"A 500 fW\/bit 14 fJ\/bit-access 4kb standard-cell based sub-VT memory in 65nm CMOS","author":"meinerzhagen","year":"2012","journal-title":"Proc IEEE ESSCIRC"},{"key":"5","article-title":"Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology","author":"meinerzhagen","year":"2011","journal-title":"IEEE JETCAS"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014205"},{"key":"9","article-title":"A 1. 1 GHz 12 uA\/Mb-leakage SRAM design in 65 nm ultra-low-power CMOS technology with integrated leakage reduction for mobile applications","author":"wang","year":"2008","journal-title":"IEEE JSSC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548579"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341317"}],"event":{"name":"ESSCIRC 2013 - 39th European Solid State Circuits Conference","start":{"date-parts":[[2013,9,16]]},"location":"Bucharest, Romania","end":{"date-parts":[[2013,9,20]]}},"container-title":["2013 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6641026\/6649054\/06649106.pdf?arnumber=6649106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:00:11Z","timestamp":1490234411000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6649106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2013.6649106","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}