{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:07:08Z","timestamp":1729634828757,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/esscirc.2013.6649108","type":"proceedings-article","created":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T20:39:33Z","timestamp":1383338373000},"page":"205-208","source":"Crossref","is-referenced-by-count":2,"title":["Scalable 0.35V to 1.2V SRAM bitcell design from 65nm CMOS to 28nm FDSOI"],"prefix":"10.1109","author":[{"given":"Fady","family":"Abouzeid","sequence":"first","affiliation":[]},{"given":"Audrey","family":"Bienfait","sequence":"additional","affiliation":[]},{"given":"Kaya Can","family":"Akyel","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Clerc","sequence":"additional","affiliation":[]},{"given":"Lorenzo","family":"Ciampolini","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2009.12"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970369"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044889"},{"key":"7","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1166\/jolpe.2012.1176","article-title":"Circuit level modeling of sram minimum operating voltage vddmin in the c40 node","volume":"8","author":"ciampolini","year":"2012","journal-title":"Journal of Low Power Electronics"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"5","first-page":"313","article-title":"A 65nm sram achieving 250mv retention and 350mv, 1mhz, 55fj\/bit access energy, with bit-interleaved radiation soft error tolerance","author":"clerc","year":"2012","journal-title":"Proc ESSCIRC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357219"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010818"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681601"}],"event":{"name":"ESSCIRC 2013 - 39th European Solid State Circuits Conference","start":{"date-parts":[[2013,9,16]]},"location":"Bucharest, Romania","end":{"date-parts":[[2013,9,20]]}},"container-title":["2013 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6641026\/6649054\/06649108.pdf?arnumber=6649108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,31]],"date-time":"2019-07-31T19:00:16Z","timestamp":1564599616000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6649108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2013.6649108","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}