{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:00:29Z","timestamp":1729666829843,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/esscirc.2013.6649135","type":"proceedings-article","created":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T20:39:33Z","timestamp":1383338373000},"page":"311-314","source":"Crossref","is-referenced-by-count":6,"title":["High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay line"],"prefix":"10.1109","author":[{"given":"Mino","family":"Kim","sequence":"first","affiliation":[]},{"given":"Woo-Yeol","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Gi-Moon","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Jihwan","family":"Park","sequence":"additional","affiliation":[]},{"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Xing","sequence":"additional","affiliation":[]},{"given":"Jong-Kwan","family":"Woo","sequence":"additional","affiliation":[]},{"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.919039"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2106353"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.892944"},{"key":"1","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCSII.2005.858754","article-title":"1. 3V 20ps time-to-digital converter for frequency synthesis in 90-nm CMOS","volume":"53","author":"staszewski","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"7","first-page":"548","article-title":"90 nm 4. 7 ps-resolution 0. 7-LSB single-shot precision and 19 pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization","volume":"1","author":"henzler","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585960"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.910109"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.832902"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696271"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2073810"}],"event":{"name":"ESSCIRC 2013 - 39th European Solid State Circuits Conference","start":{"date-parts":[[2013,9,16]]},"location":"Bucharest, Romania","end":{"date-parts":[[2013,9,20]]}},"container-title":["2013 Proceedings of the ESSCIRC (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6641026\/6649054\/06649135.pdf?arnumber=6649135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:19:27Z","timestamp":1498079967000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6649135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2013.6649135","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}