{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:23:42Z","timestamp":1725416622263},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/esscirc.2014.6942025","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T19:16:56Z","timestamp":1415819816000},"page":"75-78","source":"Crossref","is-referenced-by-count":3,"title":["A 6.2mW 7b 3.5GS\/s time interleaved 2-stage pipelined ADC in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Annachiara","family":"Spagnolo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bob","family":"Verbruggen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"D'Amico","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243772"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433925"},{"key":"1","article-title":"A 35mw 8b 8.8gs\/s sar adc with low-power capacitive reference buffers in 32nm digital soi cmos","author":"kull","year":"2013","journal-title":"VLSI Circuits (VLSIC)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649086"},{"key":"5","article-title":"A 150ms\/s 133uw 7b adc in 90nm digital CMOS using a comparator-based asynchronous binary-search sub-adc","author":"plas der g van","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"4","article-title":"An 8.5mw 5gs\/s 6b flash adc with dynamic offset calibration in 32nm CMOS soi","author":"chen","year":"2013","journal-title":"VLSI Circuits (VLSI)"}],"event":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6932855\/6941994\/06942025.pdf?arnumber=6942025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:35:23Z","timestamp":1602686123000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6942025"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2014.6942025","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}