{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:43:56Z","timestamp":1730220236537,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/esscirc.2014.6942038","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T14:16:56Z","timestamp":1415801816000},"page":"127-130","source":"Crossref","is-referenced-by-count":11,"title":["A 41-mW 30-Gb\/s CMOS optical receiver with digitally-tunable cascaded equalization"],"prefix":"10.1109","author":[{"given":"Quan","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yipeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengxiong","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wing-Hung","family":"Ki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. Patrick","family":"Yue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177072"},{"key":"2","first-page":"118","article-title":"A 4 25-to-28gb\/s 4.9mw\/gb\/s-9.7dbm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects","author":"takemoto","year":"2013","journal-title":"ISSCC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487663"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757446"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851718"},{"key":"5","first-page":"116","article-title":"A 48-mw 18-gb\/s fully integrated CMOS optical receiver with photodetector and adaptive equalizer","author":"pan","year":"2014","journal-title":"VLSI circuits"},{"key":"4","first-page":"206","article-title":"A 20-gb\/s, 0.66-pj\/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm soi cmos","author":"proesel","year":"2011","journal-title":"VLSI circuits"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851719"},{"key":"8","first-page":"2058","article-title":"A 20-gb\/s adaptive equalizer in 0.13-?m CMOS technology","volume":"41","author":"lee","year":"2006","journal-title":"JSSC"}],"event":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6932855\/6941994\/06942038.pdf?arnumber=6942038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:36:39Z","timestamp":1602675399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6942038"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2014.6942038","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}