{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:08:07Z","timestamp":1725466087795},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/esscirc.2014.6942040","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T19:16:56Z","timestamp":1415819816000},"page":"135-138","source":"Crossref","is-referenced-by-count":0,"title":["A DDR3\/4 memory link TX supporting 24–40 Ω, 0.8–1.6 V, 0.8–5.0 Gb\/s with slew rate control and thin oxide output stages in 22-nm CMOS SOI"],"prefix":"10.1109","author":[{"given":"Marcel","family":"Kossel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Brandli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toke M.","family":"Andersen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hazar","family":"Yueksel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280308"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040230"},{"key":"1","first-page":"310","article-title":"A 5.7mW\/Gb\/s 24-to-2401.6Gb\/s thin-oxide DDR transmitter with 1.9-to-7.6V\/ns clockfeathering slew-rate control in 22nm CMOS","author":"kossel","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"}],"event":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6932855\/6941994\/06942040.pdf?arnumber=6942040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:36:39Z","timestamp":1602689799000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6942040"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2014.6942040","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}