{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:37:48Z","timestamp":1725435468976},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/esscirc.2014.6942068","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T14:16:56Z","timestamp":1415801816000},"page":"247-250","source":"Crossref","is-referenced-by-count":1,"title":["Clock and synchronization networks for a 3GHz 64bit ARMv8 8-core SoC"],"prefix":"10.1109","author":[{"given":"L.","family":"Ravezzi","sequence":"first","affiliation":[]},{"given":"H.","family":"Partovi","sequence":"additional","affiliation":[]},{"given":"D.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"C.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"R.","family":"Cohen","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ashcraft","sequence":"additional","affiliation":[]},{"given":"A.","family":"Yeung","sequence":"additional","affiliation":[]},{"given":"Q.","family":"Harvard","sequence":"additional","affiliation":[]},{"given":"R.","family":"Homer","sequence":"additional","affiliation":[]},{"given":"J.","family":"Ngai","sequence":"additional","affiliation":[]},{"given":"G.","family":"Favor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243845"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757360"},{"key":"1","article-title":"ARMv8 technology preview","author":"grisenthwaite","year":"2011","journal-title":"2011 ARM TechCon"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.18"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757358"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825120"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433997"}],"event":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6932855\/6941994\/06942068.pdf?arnumber=6942068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:32:17Z","timestamp":1602675137000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6942068"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2014.6942068","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}