{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:44:10Z","timestamp":1730220250575,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/esscirc.2014.6942118","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T19:16:56Z","timestamp":1415819816000},"page":"447-450","source":"Crossref","is-referenced-by-count":6,"title":["A 0.36 pJ\/bit, 12.5 Gb\/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line"],"prefix":"10.1109","author":[{"given":"Woorham","family":"Bae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyu-Seob","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwanseo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Yong","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoonsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"1818","article-title":"Strong injection locking in low-q lc oscillators: Modeling and application in a forwarded-clock i\/o receiver","volume":"56","author":"shekhar","year":"2009","journal-title":"IEEE TCAS-I"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"10","first-page":"410","article-title":"An 8gb\/s 0.65mw\/gb\/s forwarded-clock receiver using an ilo with dual feedback loop and quadrature injection scheme","author":"seol","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"1","first-page":"196","article-title":"A 40-Gb\/s transceiver in 0.13-m CMOS technology","author":"kim","year":"2008","journal-title":"Symp on VLSI Circuits"},{"key":"7","first-page":"310","article-title":"A jitter-tolerant 4.5Gb\/s CMOS interconnect for digital dislplay","author":"lee","year":"1998","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/el:20092727"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"4","first-page":"459","article-title":"A 8x5 Gb\/s source-synchronous receiver with clock generator phase error correction","author":"agrawal","year":"2008","journal-title":"IEEE Custom Integrated Circuits Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243831"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2178557"}],"event":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference","start":{"date-parts":[[2014,9,22]]},"location":"Venice Lido, Italy","end":{"date-parts":[[2014,9,26]]}},"container-title":["ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6932855\/6941994\/06942118.pdf?arnumber=6942118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T02:36:27Z","timestamp":1490322987000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6942118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2014.6942118","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}