{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:09:19Z","timestamp":1761581359948,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/esscirc.2015.7313842","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:13:57Z","timestamp":1446506037000},"page":"116-119","source":"Crossref","is-referenced-by-count":9,"title":["\u03bcRNG: A 300\u2013950mV 323Gbps\/W all-digital full-entropy true random number generator in 14nm FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Sanu","family":"Mathew","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Johnston","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Newman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Anders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Recommendation for the Entropy Sources Used for Random Bit Generation","year":"2010","author":"barker","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1007\/978-3-540-28628-8_30","article-title":"Randomness extraction and key derivation using the CBC, Cascade and HMAC modes","author":"dodis","year":"2004","journal-title":"CRYPTO 2004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539705447141"},{"key":"ref13","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588&#x00B5;m2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Digest of Technical Papers"},{"key":"ref4","first-page":"216","article-title":"A TRNG using time-dependent dielectric breakdown","author":"liu","year":"2011","journal-title":"Symp On VLSI Circuits Dig Tech Papers"},{"key":"ref3","first-page":"536","article-title":"A low-power TRNG using random telegraph noise of single oxide-traps","author":"brederlow","year":"2006","journal-title":"ISSCC"},{"key":"ref6","first-page":"595","article-title":"Design of an on-chip random number generator using metastability","author":"kinniment","year":"2002","journal-title":"Proc ESSCIRC"},{"key":"ref5","first-page":"2807","article-title":"2.4Gbps, 7mW All-digital PVT-Variation Tolerant True Random Number Generator for 45nm CMOS High-Performance Microprocessors","volume":"47","author":"mathew","year":"2012","journal-title":"IEEE JSSC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190581"},{"key":"ref7","first-page":"1324","article-title":"A 3&#x00B5;W CMOS TRNG with adaptive floating-gate offset cancellation","author":"holleman","year":"2008","journal-title":"IEEE JSSC"},{"key":"ref2","first-page":"280","article-title":"A 23Mb\/s 23pJ\/b fully synthesized TRNG in 28nm and 65nm CMOS","author":"yang","year":"2014","journal-title":"ISSCC"},{"key":"ref1","article-title":"Intel's Digital Random Number Generator","author":"cox","year":"2011","journal-title":"Hot Chips 16 A Symposium on High Performance Chips"},{"key":"ref9","first-page":"414","article-title":"1200?m2 Physical random-number generators based on Si-N MOSFET for secure smart-card application","author":"matsumoto","year":"2008","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","start":{"date-parts":[[2015,9,14]]},"location":"Graz","end":{"date-parts":[[2015,9,18]]}},"container-title":["ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300343\/7313811\/07313842.pdf?arnumber=7313842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T22:43:03Z","timestamp":1580942583000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7313842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2015.7313842","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}