{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:33:16Z","timestamp":1774416796531,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/esscirc.2015.7313854","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:13:57Z","timestamp":1446506037000},"page":"164-167","source":"Crossref","is-referenced-by-count":3,"title":["A 0.7&amp;#x2013;1.15GHz complementary common-gate LNA in 0.18&amp;#x03BC;m SOI CMOS with &amp;#x002B;15dBm IIP3 and &amp;#x003E;1kV HBM ESD protection"],"prefix":"10.1109","author":[{"given":"Barend","family":"van Liempd","sequence":"first","affiliation":[]},{"given":"Saneaki","family":"Ariumi","sequence":"additional","affiliation":[]},{"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[]},{"given":"Shih-Hung","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Piet","family":"Wambacq","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2319262"},{"key":"ref3","first-page":"32","article-title":"A +70dBm IIP3 Single-Ended Electrical-Balance Duplexer in $0.18\\mu {\\mathrm m}$ SOI CMOS","author":"van liempd","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321148"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920335"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.920972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649104"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942121"}],"event":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference","location":"Graz, Austria","start":{"date-parts":[[2015,9,14]]},"end":{"date-parts":[[2015,9,18]]}},"container-title":["ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300343\/7313811\/07313854.pdf?arnumber=7313854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:08:40Z","timestamp":1490418520000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7313854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2015.7313854","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}