{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T17:45:02Z","timestamp":1778694302380,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/esscirc.2015.7313862","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T18:13:57Z","timestamp":1446488037000},"page":"196-201","source":"Crossref","is-referenced-by-count":102,"title":["BSIM-CMG: Standard FinFET compact model for advanced circuit design"],"prefix":"10.1109","author":[{"given":"Juan P.","family":"Duarte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sourabh","family":"Khandelwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aditya","family":"Medury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenming","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pragya","family":"Kushwaha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harshit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avirup","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yogesh S.","family":"Chauhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"6","article-title":"A comparative study of double-gate and surrounding-gate mosfets in strong inversion and accumulation using an analytical model","volume":"1","author":"chen","year":"2001","journal-title":"Integration"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2013.6650593"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.5.4891"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499370"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2233863"},{"key":"ref15","author":"chauhan","year":"2014","journal-title":"Bsim6 Analog and rf compact model for bulk mosfet"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/16.249482"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/55.553049"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"3.1.1","DOI":"10.1109\/IEDM.2014.7046970","article-title":"An enhanced 16nm cmos technology featuring 2nd generation finfet transistors and advanced cu\/low-k interconnect for low power and high performance applications","author":"wu","year":"2014","journal-title":"Electron Devices Meeting (IEDM) 2014 IEEE International"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"3.7.1","DOI":"10.1109\/IEDM.2014.7046976","article-title":"A 14nm logic technology featuring 2nd-generation finfet, air-gapped interconnects, self-aligned double patterning and a 0.0588 um2 sram cell size","author":"natarajan","year":"2014","journal-title":"Electron Devices Meeting (IEDM) 2014 IEEE International"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2260816"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"3.8.1","DOI":"10.1109\/IEDM.2014.7046977","article-title":"High performance 14nm soi finfet cmos technology with 0.0174 um2 embedded dram and 15 levels of cu metallization","author":"lin","year":"2014","journal-title":"Electron Devices Meeting (IEDM) 2014 IEEE International"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(66)90068-2"},{"key":"ref7","author":"chauhan","year":"2015","journal-title":"FinFET Modeling for IC Simulation and Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref1","first-page":"67","article-title":"Sub 50-nm finfet: Pmos","author":"huang","year":"1999","journal-title":"Electron Devices Meeting 1999 IEDM Technical Digest International IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/55.841310"}],"event":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference","location":"Graz, Austria","start":{"date-parts":[[2015,9,14]]},"end":{"date-parts":[[2015,9,18]]}},"container-title":["ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300343\/7313811\/07313862.pdf?arnumber=7313862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:44:25Z","timestamp":1498243465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7313862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2015.7313862","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}