{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:05:58Z","timestamp":1725797158920},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598237","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T21:07:39Z","timestamp":1476997659000},"page":"37-40","source":"Crossref","is-referenced-by-count":2,"title":["30% static power improvement on ARM Cortex<sup>\u00ae<\/sup>-A53 using static biasing-anticipation"],"prefix":"10.1109","author":[{"given":"Fady","family":"Abouzeid","sequence":"first","affiliation":[]},{"given":"Christophe","family":"Bernicot","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Clerc","sequence":"additional","affiliation":[]},{"given":"Jean-Marc","family":"Daveau","sequence":"additional","affiliation":[]},{"given":"Gilles","family":"Gasiot","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Noblet","sequence":"additional","affiliation":[]},{"given":"Dimitri","family":"Soussan","sequence":"additional","affiliation":[]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028221"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/VLSI-DAT.2014.6834934","article-title":"Characterization and compensation of performance variability using on-chip monitors","author":"islam","year":"2014","journal-title":"International Symposium on VLSI Design Automation and Test (VLSI-DAT) 2014"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/ISSCC.2015.7062970","article-title":"A 0.33V\/-40C process\/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28nm back-gate biasing","author":"clerc","year":"2015","journal-title":"Solid-State Circuits Conference - (ISSCC) 2015 IEEE International"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341282"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1109\/ICCAD.2003.159744","article-title":"Block-based static timing analysis with uncertainty","author":"devgan","year":"2003","journal-title":"Computer Aided Design 2003 ICCAD-2003 International Conference on"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043297"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598237.pdf?arnumber=7598237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:44:18Z","timestamp":1498355058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598237","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}