{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:12:45Z","timestamp":1755792765192,"version":"3.44.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,9,1]],"date-time":"2016-09-01T00:00:00Z","timestamp":1472688000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598239","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T17:07:39Z","timestamp":1476983259000},"page":"45-48","source":"Crossref","is-referenced-by-count":1,"title":["A 55nm Ultra Low Leakage Deeply Depleted Channel technology optimized for energy minimization in subthreshold SRAM and logic"],"prefix":"10.1109","author":[{"given":"Harsh N.","family":"Patel","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, USA"}]},{"given":"Abhishek","family":"Roy","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, USA"}]},{"given":"Farah B.","family":"Yahya","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, USA"}]},{"given":"Ningxi","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, USA"}]},{"given":"Benton","family":"Calhoun","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, USA"}]},{"given":"Kazuyuki","family":"Kumeno","sequence":"additional","affiliation":[{"name":"Mie Fujitsu Semiconductor Ltd., 2000 Mizono Kuwana, Japan"}]},{"given":"Makoto","family":"Yasuda","sequence":"additional","affiliation":[{"name":"Mie Fujitsu Semiconductor Ltd., 2000 Mizono Kuwana, Japan"}]},{"given":"Akihiko","family":"Harada","sequence":"additional","affiliation":[{"name":"Mie Fujitsu Semiconductor Ltd., 2000 Mizono Kuwana, Japan"}]},{"given":"Taiji","family":"Ema","sequence":"additional","affiliation":[{"name":"Mie Fujitsu Semiconductor Ltd., 2000 Mizono Kuwana, Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469274"},{"key":"ref11","article-title":"65nm Low-Power High-Density SRAM Operable at 1.0V under $3\\sigma$ Systematic Variation Using Separate Vth Monitoring and Body Bias for NMOS and PMOS","author":"yamaoka","year":"2008","journal-title":"ISSCC"},{"key":"ref12","article-title":"A 187MHz subthreshold-supply robust FIR filter with charge-recovery logic","author":"ma","year":"2009","journal-title":"VLSI Circuits 2009 Symposium on"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.37"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref15","article-title":"A 65nm 32 b Subthreshold Processor with 9T Multi-Vt SRAM and Adaptive Supply Voltage Control","author":"lutkemeier","year":"2013","journal-title":"ISSCC"},{"key":"ref16","article-title":"A 500 fW\/bit 14 fJ\/bit-access 4kb standard-cell based sub-VT memory in 65nm CMOS","author":"meinerzhagen","year":"2012","journal-title":"ESSCIRC"},{"key":"ref17","article-title":"A reconfigurable 65nm SRAM achieving voltage scalability from 0.25&#x2013;1.2V and performance scalability from 20kHz&#x2013;200MHz","author":"sinangil","year":"2008","journal-title":"ESSCIRC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523214"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588573"},{"key":"ref6","article-title":"ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and $0.08\\mu\\mathrm{m}2$ SRAM cell","author":"cheng","year":"2011","journal-title":"VLSI Circuits Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588601"},{"key":"ref8","article-title":"A highly integrated 65-nm SoC process with enhanced power\/performance of digitaland analog circuits","author":"clark","year":"2012","journal-title":"IEDM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2011.5872206"},{"key":"ref2","article-title":"Optimizing SRAM Bitcell Reliability and Energy for IoT Applications","author":"patel","year":"2016","journal-title":"ISQED"},{"key":"ref1","article-title":"21.3 A $6.45\\mu\\mathrm{W}$ self-powered IoT SoC with integrated energy-harvesting power management and ULP asymmetric radios","author":"klinefelter","year":"2015","journal-title":"ISSCC"},{"key":"ref9","article-title":"Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications","author":"fujita","year":"2011","journal-title":"IEDM"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598239.pdf?arnumber=7598239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,14]],"date-time":"2025-08-14T18:38:06Z","timestamp":1755196686000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7598239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598239","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}