{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:32:54Z","timestamp":1729632774189,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598241","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T17:07:39Z","timestamp":1476983259000},"page":"55-58","source":"Crossref","is-referenced-by-count":1,"title":["Effect of material parameters on two-dimensional materials based TFETs: An energy-delay perspective"],"prefix":"10.1109","author":[{"given":"Tarun","family":"Agarwal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Iuliana","family":"Radu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Fiori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aaron","family":"Thean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Heyns","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409682"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jpcc.5b02950"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4799498"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/JXCDC.2015.2423096","article-title":"Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials","volume":"1","author":"ilatikhameneh","year":"2015","journal-title":"IEEE J Exploratory Solid State Computat Devices Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4939933"},{"year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.193"},{"key":"ref9","first-page":"3","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $[m]^{2}$ SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598241.pdf?arnumber=7598241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T21:44:19Z","timestamp":1498340659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598241","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}