{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:44:26Z","timestamp":1730220266265,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598253","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T17:07:39Z","timestamp":1476983259000},"page":"105-108","source":"Crossref","is-referenced-by-count":0,"title":["Motion-vector estimation and cognitive classification on an image sensor\/processor 3D stacked system featuring ThruChip interfaces"],"prefix":"10.1109","author":[{"given":"Tetsuya","family":"Asai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masafumi","family":"Mori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiyuki","family":"Itou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiro","family":"Take","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayuki","family":"Ikebe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2389472"},{"key":"ref3","first-page":"286c","article-title":"A 1.59Gpixel\/s motion estimation processor with -211-to-211 search range for UHDTV video encoder","author":"zhou","year":"2013","journal-title":"Symposium on VLSI Circuits"},{"key":"ref6","first-page":"294","article-title":"A new architecture for feature extraction to perform machine learning by using motion vectors and its implementation in an FPGA","author":"itou","year":"2015","journal-title":"Proc RISP Int Workshop on Nonlinear Circuits Communications and Signal Processing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEMR.2014.7043585"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063092"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757391"},{"key":"ref2","article-title":"ThruChip wireless connections","volume":"26","author":"ditzel","year":"2014","journal-title":"Hot Chips"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231331"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598253.pdf?arnumber=7598253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T09:26:01Z","timestamp":1479288361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598253","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}