{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:40:36Z","timestamp":1725561636497},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598269","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T17:07:39Z","timestamp":1476983259000},"page":"169-172","source":"Crossref","is-referenced-by-count":4,"title":["A 12b 180MS\/s 0.068mm<sup>2<\/sup> pipelined-SAR ADC with merged-residue DAC for noise reduction"],"prefix":"10.1109","author":[{"given":"Jianyu","family":"Zhong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U.","family":"Seng-Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.P.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757480"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330655"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243804"},{"key":"ref8","first-page":"188","article-title":"A 0.024mm2 8b 400MS\/s SAR ADC with 2b\/cycle and resistive DAC in 65nm CMOS","author":"wei","year":"0"},{"key":"ref7","first-page":"1","article-title":"A 5.5mW 6b 5GS\/S 4&#x00D7;-Interleaved 3b\/cycle SAR ADC in 65nm CMOS","author":"chan","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063127"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942059"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598269.pdf?arnumber=7598269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,21]],"date-time":"2020-05-21T18:34:10Z","timestamp":1590086050000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7598269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598269","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}