{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:02:25Z","timestamp":1756461745454},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598276","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T21:07:39Z","timestamp":1476997659000},"page":"197-200","source":"Crossref","is-referenced-by-count":6,"title":["An LC-DCO based synthesizable injection-locked PLL with an FoM of \u2212250.3dB"],"prefix":"10.1109","author":[{"given":"Dongsheng","family":"Yang","sequence":"first","affiliation":[]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Bangan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Teerachot","family":"Siriburanon","sequence":"additional","affiliation":[]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2298455"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296195"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417973"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417972"},{"key":"ref12","first-page":"252","article-title":"A 0.048-mm2 3mW Synthesizable Fractional-N PLL with a Soft Injection-Locking Technique","author":"deng","year":"2015","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref8","first-page":"248","article-title":"A 0.022 mm2 970µW Injection-Locked PLL with — 243 dB FOM using Synthesizable All-Digital PVT Calibration Circuits","author":"deng","year":"2013","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref9","first-page":"266","article-title":"A 0.0066mm2 780µW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598276.pdf?arnumber=7598276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T07:09:50Z","timestamp":1478070590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598276","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}