{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:13:17Z","timestamp":1762431197415,"version":"build-2065373602"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598280","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T21:07:39Z","timestamp":1476997659000},"page":"213-216","source":"Crossref","is-referenced-by-count":8,"title":["Interference-induced DCO spur mitigation for digital phase locked loop in 65-nm CMOS"],"prefix":"10.1109","author":[{"given":"Cheng-Ru","family":"Ho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike Shuo-Wei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"190","article-title":"A digitalPLL with feedforward multitone spur cancellation loop achieving <?73dBc fractional spur and <?110dBc reference spur in 65nm CMOS","author":"ho","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2577858"},{"key":"ref6","first-page":"268","article-title":"A 0.012mm2 3.1mW bang-bang digitalfractional-N pll with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional freqeuncy divider","author":"liu","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014941"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162912"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598280.pdf?arnumber=7598280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:27:17Z","timestamp":1479306437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598280","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}