{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T10:49:02Z","timestamp":1761994142041,"version":"build-2065373602"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/esscirc.2016.7598310","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T21:07:39Z","timestamp":1476997659000},"page":"335-338","source":"Crossref","is-referenced-by-count":4,"title":["A 0.2\u201311.7GHz, high accuracy injection-locking multi-phase generation with mixed analog\/digital calibration loops in 28nm FDSOI CMOS"],"prefix":"10.1109","author":[{"given":"G.","family":"Anzalone","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Monaco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Albasini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Erba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mazzanti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063097"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022917"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253234"},{"key":"ref6","first-page":"543","article-title":"An integrated 10\/5GHz injected locked quadrature LC VCO in a $0.18\\mu \\text{m}$ digital CMOS process","author":"ravi","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2060258"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055348"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858375"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882239"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475180"}],"event":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","start":{"date-parts":[[2016,9,12]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2016,9,15]]}},"container-title":["ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7585490\/7598228\/07598310.pdf?arnumber=7598310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,2]],"date-time":"2016-11-02T07:10:48Z","timestamp":1478070648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7598310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2016.7598310","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}